

RM6 Intel UMA and Discrete GFX

VER : 1A

PWA:

PWB:




Table of Contents

PAGE	DESCRIPTION
1	Schematic Block Diagram
2	Front Page
3-6	Clarksfield/Auburndale
7-12	PCH
13-14	DDRIII SO-DIMM(204P)
15	Clock Generator
16-22	M92-S2-XT
23	BLANK PAGE
24	LCD CONN / HDMI CONN
25	CRT CONN
26	R5U230
27	BLANK PAGE
28	Express/CRard/1394
29	SIO (ITE8502)
30	FLASH / RTC
31	MINI-Card (WWAN)
32	MINI-Card (WLAN/WPAN)
33	Left PUSB/ESATA
34	Right USB
35	SATA (HDD & CD_ROM)
36	TP / KEYBOARD
37	SWITCH / LED
38	FAN / THERMAL
39	Azelia CODEC
40	AUDIO CONN
41	LAN(RTL8111DL/RJ-45)
42	System Reset Circuit
43	Blank Page
44	1.8V_RUN(RT9018/RT9024)
45	Charger (MAX8731)
46	3V/5V (TPS51427A)
47	1.5_DDR/0.75(TPS51116)
48	1.05V_PCH(TPS51218)
49	1.1_VTT(TPS51218)
50	VGA_M92-XT(MAX8792)
51	CPU CORE(MAX17036)
52	Run Power Switch
53	DCin & Batt
54	PAD & SCREW
55	EMI CAP
56	SMBUS BLOCK
57	THERMAL MAP
58	Power Block Diagram
59	Power sequence Block
60	XDP

Power States


POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
+PWR_SRC	10V~+19V	24,30,45,46,47,48,49,50,51	MAIN POWER		S0~S5
+RTC_CELL	+3.0V~+3.3V	08,11,29,30	RTC		S0~S5
+5V_ALW2	+5V	37,46,53	LARGE POWER	MAIN POWER	S0~S5
+5V_ALW	+3.3V	13,33,37,44,46,47,48,49,50,51,52	LARGE POWER	ALW_ON	S0~S5
+3.3V_ALW	+3.3V	29,30,35,36,37,42,44,45,46,47,51,52,53	8051 POWER	3.3V_ALW_ON	S0~S5
+5V_SUS	+5V	11,33,34,37,51,52	SLP_S5# CTRLD POWER	SUS_ON	
+3.3V_SUS	+3.3V	7,09,10,11,13,14,19,24,28,29,37,41,42,44,48,49,50,52	SLP_S5# CTRLD POWER	SUS_ON	
+1.5V_SUS	+1.8V	03,05,13,14,47,50,52	SODIMM POWER	SUS_ON	
+0.75V_DDR_VTT	+0.9V	13,14,47,52	SODIMM POWER	RUN_ON	
+5V_RUN	+5V	11,18,24,25,35,36,38,39,40,51,52	SLP_S3# CTRLD POWER	RUN_ON	
+3.3V_RUN	+3.3V	3,7,8,9,10,11,13,14,15,17,24,25,26,28,29,30,31,32,33,35,37,38,39,40,41,42,46,51,52,59,60	SLP_S3# CTRLD POWER	RUN_ON	
+1.8V_RUN	+1.8V	05,11,44,52	SDVO POWER	RUN_ON	
+1.8V_RUN_GFX	+1.25V	17,18,21,22,44,52	VGA POWER	RUN_ON	
+1.5V_RUN	+1.5V	11,18,19,20,28,31,32,52	CALISTOGA/ICH9 POWER	RUN_ON	
+VCC_GFX_CORE	+0.9V~+1.2V	18,21,50	VGA POWER	RUN_ON	
+1.05V_PCH	+1.05V	08,09,11,15,48	CPU/CALISTOGA/ICH8 POWER	1.05V_RUN_ON	
+VCC_CORE	+0.7V~+1.77V	05,51	CPU CORE POWER	IMVP_VR_ON	
+LCDVCC	+3.3V	26	LCD Power	LCDVCC_TST_EN & ENVDD	
+5V_MOD	+5V	36	Module Power	MODC_EN	
+5V_HDD	+5V	36	HDD Power	HDDC_EN	
+1.1V_VTT	+1.1V	03,05,10,11,49,59			
+1.1V_GFX_PCIE	+1.1V	18,50			

GND PLANE	PAGE	DESCRIPTION
⏚ GND_CHG	46	
⏚ GND_1.05V	47	
⏚ GND_VGA	50	
⏚ GND_SIGNAL	51	
⏚ AGND_DC/DC	52	
⏚ GND	ALL	


AUBURNDALE/CLARKSFIELD PROCESSOR (DMI,PEG,FDI)

AUBURNDALE/CLARKSFIELD PROCESSOR (CLK,MISC,JTAG)

SC(V1.0),P11: Should be shorted at the pins and then routed to one end of the 49.9-Q $\pm 1\%$ resistor, pulled-down to GND on the board.




AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)




QUANTA
COMPUTER

Title AUBURNDA 2/4		
Size RM6	Document Number	Rev 1A
Date: Thursday, October 08, 2009	Sheet 4	of 62



IBEX PEAK-M (DMI, FDI, GPIO)






CS(V1.0) P32
PWROK and SYS_PWROK should be tied together on the platform. MEPPWROK can be connected to PCH_PWROK pin on PCH when Intel AMT is not enabled.





MEPPWROK
SC(V1.0) P32:
It can be connected to PCH_PWROK pin on PCH when Intel AMT is not enabled.




0525 Step: Vertical RP50 & RP51



IBEX PEAK-M (LVDS, DDI)



IBEX PEAK-M (HDA,JTAG,SATA)



Distance between the PCH and cap on the "P" signal should be identical distance between the PCH and cap on the "N" signal for the same pair.

E-SATA

JTAG Test Pads are need to put on the same side of mother board.

Note : Only pop when PCH is production stage & need "JTAG boundary Scan". Remember to depop XDP side Res.

NC all Res. when PCH is production stage. Res. of TDO PCH ES1 stage : NC PCH ES2 stage : pop


QUANTA COMPUTER

File		IBEX PEAK-M 1/6	
Size	Document Number	Rev	
	RM6	1A	
Date	Thursday, October 08, 2009	Sheet	8 of 62





IBEX PEAK-M (PCI,USB,NVRAM)



IBEX PEAK-M (PCI-E,SMBUS,CLK)

Place TX DC blocking caps close PCH.






IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)





IBEX PEAK-M (GND)






Intel is requesting that customers implement all methods (M1 and M2 and M3 described below) to generate and control Reference voltage for Data/Strobe inputs (VREFDQ) on Clarkfield based platforms. for fine tuning of the VREFDQ levels to optimize the voltage and timing margins.

M1: Fixed voltage resistor divider or DDR Voltage Regulator drives the Vref


M2: A set of Digital potentiometers and op amps are added on the motherboard (one pair for each channel). This circuit is controlled by SMBUS (SMB_CLK & SMB_DATA) on PCH.

M3: Intel investigating future processor VREF_DQ generation to replace M1 and M2. This would require routing processor signal balls J17 and H17 to SO-DIMM connectors directly.

4/22 Steg : Remove M2 VREF Function
 Intel Design Guide1.5 Had Remove M2 VREF(I2C Programmable VREF)







0527 Steg : M1&M3 Connection follow FM9 for Layout convenience.




VREF_DQ	R25	R24	R204	R1018 (+DDR_VTTREF)
M1	stuff	X	X	X
M2	X	X	stuff	X
M3	X	stuff	X	X






+VDDIO_CLK:
SLG date sheet (V0.2) P15: Min 1.05V, Max 3.465V.
Realtek date sheet (V1.2) P11: Min 1.05V, Max 3.3V.
IDT date sheet (V0.7) P10: Min 0.9975V, Max 3.465V.



PIN	30	CPU_0	CPU_1
0 (default)		133MHz	133MHz
1 (0.7V-1.5V)		100MHz	100MHz

CPU_SEL:
SLG date sheet (V0.2) P15:
High Voltage: Min 0.7V, Max 1.5V.
Low Voltage: Min Vss-0.3V, Max 0.35V.
Realtek date sheet (V1.2) P11:
High Voltage: Min 0.7V, Max 1.5V.
Low Voltage: Min Vss-0.3V, Max 0.35V.
IDT date sheet (V0.7) P10:
High Voltage: Min 0.7V, Max 1.5V.
Low Voltage: Min Vss-0.3V, Max 0.35V.





MEMORY APERTURE SIZE SELECT					
MEMORY SIZE	CFG3 GPIO9	CFG2 GPIO13	CFG1 GPIO12	CFG0 GPIO11	
128MB	0	0	0	0	
256MB	0	0	0	1	
64MB	0	0	1	0	
512MB	1	0	0	0	

GPIO Straps table	DESCRIPTION OF DEFAULT SETTINGS	FWB setting
GPIO0	GPIO0 - TX_PWSR_ENB (Transmitter Power Savings Enable) 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	0
GPIO1	GPIO1 - TX_DEEMPH_EN (Transmitter De-emphasis Enable) 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for Desktop)	0
GPIO2	GPIO2 - BIF_GEN2_EN (5.0 GT/s Enable) 0: Default (Driver Controlled Gen2) 1: Strap Controlled Gen2	0
GPIO3	ATI reserved configuration straps.	0
GPIO4	ATI reserved configuration straps.	0
GPIO5	GPIO 5, AC_BATT 0: Battery saving mode = 0.0 V 1: AC (Performance mode) = 3.3 V	0
GPIO6	ATI Internal use only	0





DAC1_VDDVSYS0	HD Audio straps
0/0	No audio function
0/1	Audio for DisplayPort only
1/0	Audio for DisplayPort and HDMI if dongle is detected
1/1	Audio for both DisplayPort and HDMI

Memory Straps	RAM_TYPE_CFG2	RAM_TYPE_CFG1	RAM_TYPE_CFG0	Quanta PN (QuantaBuy)	Quanta PN (WinBuy)	Vendor PN	31 level PN
800MHz							
512MB(64M*16) Samsung	0	0	1	AKD5LGT502		K4W1G1646E-HC12	
800MHz							
512MB(64M*16) Hynix	0	1	0	AKD5LZGTW00		H5TQLG63BFR-12C	







MEMORY INTERFACE











TMDP(HDMI) INTERFACE




LVDS INTERFACE






Title			VGA-M92-XT (PCIe)
Size	Document Number	Rev 1A	
Date:	Thursday, October 08, 2009	Sheet	22 of 62







DIS





HDMI



EQUALIZATION SETTING
 PC1:PC0=0:0 8dB
 PC1:PC0=0:1 4dB Recommended
 PC1:PC0=1:0 12dB
 PC1:PC0=1:1 0dB

SCL/SDA Low-level input/output Voltage
 CFG1:CFG0=0:0 VIL:<0.4V VOL:0.6V (Default)
 CGF1:CGF0=0:1 VIL:<0.36V VOL:0.55V
 CGF1:CGF0=1:0 VIL:<0.44V VOL:0.65V
 CGF1:CGF0=1:1 VIL:<0.36V VOL:0.6V




SN75DP139RGZR_UMA

0827 - CHANGE
 FOR PIM Vender suggests
 R386 : add 0 ohm short to Gnd
 R388 : remove (open)




HDMI CONN		
Size	Document Number	Rev
	RM6	1A
Date:	Thursday, October 08, 2009	Sheet 24 of 62


Reserve For EMI





MINI DISPLAY PORT CONNECTOR




7/28 Step: Change Symbol for Mini DP Conn.
5/18 Step: Update Foot Print For DP Conn.




Temporary DP dongle
support circuit for DP
function test
Remember to keep 1M
connection when
remove dongle circuit.



Title			MINI Display Port CONN
Size	Document Number	Rev	
RM6		1A	
Date:	Thursday, October 08, 2009	Sheet	25 of 62




1007 Steg : Reserve 48Mhz for Card Reader for Cost Down





Card Reader


1007 Steg : If 48Mhz must pull high. If 12Mhz must NC.




Express Card




For EC 8Mbit (1M Byte), SPI



For PCH 64Mbit (8M Byte), SPI




RTC BATTERY





0818 Step: Change Location for RTC_D1 & RTC_R1 & RTC_BT1




www.vinafix.vn

 QUANTA COMPUTER		
Title Briardwood & MINI-PCI CONN		
Size RM6	Document Number	Rev 1A
Date: Thursday, October 01, 2009		Sheet 30 of 62


MiniCard WLAN connector



0906 Steg: Remove an Nut H22.





Support for WoW




Support Dell BT365 (Little Stone) module

Bluetooth BTB Conn




Title			WLAN & BT CONN
Size	Document Number	Rev	
	RM6	1A	
Date:	Thursday, October 08, 2009	Sheet	31 of 62


USB Conn




SATA + USB Conn




1007 Step : Change L18,L19 Footprint.





0611 Step: Update Symbol





USB Charge




SATA Connector.




ODD Connector




HDD-SATA Re-driver




3-axis Fall Sensor (HDD data protector)




Touch Pad






Daughter Board Connector (One USB Port)



Daughter Board Connector (HP & MIC Jack)





KEYBOARD CONNECTOR




100P CAPS CLOSE TO JKB1

Key board illumination


+KB_LED power trace width >10 mil




Title TOUCH PAD & K/B CONN		
Size RM6	Document Number	Rev 1A
Date: Thursday, October 08, 2009	Sheet 34	of 62




Power button Cable




Battery status.




1007 Step : Add an External Pull Down for BAT2_LED




3VALW ON POWER LOGIC



4/22 Step: Add FAN Controller













	1	2	3	4	5	6	7	8
A								
B								
C								
D								
	1	2	3	4	5	6	7	8

 QUANTA COMPUTER	
File Azella CODEC	
Size	Document Number RM6
Date: Thursday, October 01, 2009	Rev 1A
Sheet 37 of 62	








www.vinafix.vn


		QUANTA COMPUTER	
Title: D/B & CCD CONN			
Size:	Document Number: RMB		Rev: 1A
Date:	Thursday, October 01, 2009	Sheet: 38	of 62



LAYOUT NOTE:
CAP CLOSE TO TRANSFORMER
one cap for each pin








DC/DC +3V_ALW/+5V_SUS/+5V_ALW /+15V_ALW

+5V_ALW
Control IC: TPS51427A
H/S MOSFET: FDMC8296(Fairchild), Qg=10.6nC, Rds(on)=13mohm, PD:2.3W
L/S MOSFET: FDMC8678S(Fairchild), Qg=16nC, Rds(on)=8.7mohm, PD:2.3W
Inductor: 1.5uH +/-20% 17.1A PDVE1040-H-1R5M=P3(TOKO), DCR=10.1mohm
Output Cap: 1*220U 6.3V(20%,ESR25,7343,H=1.9),ripple current 2700mA

+3.3V_ALW
Control IC: TPS51427A
H/S MOSFET: FDMC8296(Fairchild), Qg=10.6nC, Rds(on)=13mohm, PD:2.3W
L/S MOSFET: FDMC8678S(Fairchild), Qg=16nC, Rds(on)=8.7mohm, PD:2.3W
Inductor: 1.5uH +/-20% 17.1A PDVE1040-H-1R5M=P3(TOKO), DCR=10.1mohm
Output Cap: 1*150U 6.3V(20%,ESR15,7343,H=1.9),ripple current 2700mA

+5V_ALW
Frequency : 400KHz
TDC : 8.271A
Peak current : 11.816A
OCP : 14.18A

+3.3V_ALW
Frequency : 300KHz
TDC : 8.23A
Peak current : 11.77A
OCP : 14A




Pop for MAX17020

Ton	GND	VREF2 or Float	5V
Channel1 Fs	400 kHz	400 kHz	200 kHz
Channel2 Fs	500 kHz	300 kHz	300 kHz




Title		
3VALW.5V.3V, Power On (MAX17020)		
Size	Document Number	Rev
RM6		1A
Date:	Thursday, October 08, 2009	Sheet 43 of 62



+1.05V_PCH
Control IC: RT8209A
H/S MOSFET: FDMC8884(Fairchild), Qg=7nC, Rds(on)=30mohm, PD:2.3W
L/S MOSFET: FDMC8296(Fairchild), Qg=10.6nC, Rds(on)=13mohm, PD:2.3W
Inductor: 1.5UH +-30% 10A SIL104R-1R5B(Delta), DCR=8.1mohm
Output Cap: 1*330U 2.5V(20%,ESR9,7343,H1.9),ripple current 2700mA

Title			<Title>
Size	Document Number		Rev
Custom	RM6		1A
Date:	Thursday, October 08, 2009	Sheet	45 of 62




+VCC_GFX_CORE
Control IC: MAX17028
H/S MOSFET: NTMFS4921NT1G(ON-SEMI), Qg=14.4nC, Rds(on)=10.5mohm, PD:2.14W
L/S MOSFET: NTMFS4833NT1G(ON-SEMI), Qg=58nC, Rds(on)=3mohm, PD:2.35W
Inductor: 0.36uH +-20% 24A ETQP4LR36WFC(Panasonic), DCR=1.1mohm
Output Cap: 2*330U 2V(20%,ESR9,7343,H1.9),ripple current 2700mA

+VCC_GFX_CORE
Frequency : 400K
TDC : 12A
Peak current : 22A
OCP:26.4A










QUANTA
COMPUTER



Title			VGA DC/DC
Size	Document Number		RM6
Date:	Thursday, October 08, 2009	Sheet	47 of 62



+VCC_CORE
TDC : 32A
Max current : 48A
OCP : 65A




 QUANTA COMPUTER			
Title: RUN POWER SW			
Size: RM6	Document Number:		Rev: 1A
Date: Thursday, October 08, 2009	Sheet: 49	of 62	




+VCC_GFX_CORE_M92

GFX_CORE_CNTRL0	GFX_CORE_CNTRL1	GFX_CORE_CNTRL2	+VCC_GFX_CORE
LOW	LOW	LOW	1.2V
HIGH	LOW	LOW	1.1V
HIGH	HIGH	LOW	0.9V

+VCC_GFX_CORE
Thermal Design Current : 8.13A
Peak Current : 11.62A
OCP: 14.2A




Route DIS_VSENSE+ and DIS_VSENSE- as differential pair




+1.1V_GFX_PCIE
TDC : 1.515A


$$V_{out} = 0.8(1 + \frac{PR210}{PR212}) = 1.5V$$

1008 Steg: Add an solder mask between CON1 and screw hole.





 QUANTA COMPUTER		
Title SCREW PAD		
Size RM6	Document Number	Rev 1A
Date: Thursday, October 08, 2009		Sheet 52 of 62


Reserved for EMI.

QUANTA
COMPUTER


Title		
EMI CAP		
Size	Document Number	Rev
	RM6	1A
Date:	Thursday, October 01, 2009	Sheet 53 of 62







FM9 Power Design Block Diagram 2009/02/25



- (1) AC : DC_IN -> DC_IN_SS -> +PWR_SRC
Bat : +VCHGR -> +PWR_SRC, +5V_ALW2, SYS_PWR_SW#
- (2) SYS_PWR_SW#
- (3) 3.3V_ALW_ON, ALW_ON
- (4) +3.3V_ALW, +5V_ALW, +15V_ALW
- (5) SUS_ON
- (6) +5V_SUS, +3.3V_SUS, +1.5V_SUS, 1.5V_DDR_PWRGD
- (7) ICH_RSMRST#
- (8) SIO_PWRBTN#
- (9) SIO_SLP_S5#, SIO_SLP_S4#, SIO_SLP_S3#
- (10) GFX_ON
- (11) +VCC_GFX_CORE, +1.1V_GFX_PCIE and PWRGD
- (12) RUN_ON_1(RUN_ON)
- (13) +0.75V_DDR_VTT
- (14) +5V_RUN, +3.3V_RUN, +3.3V_DELAY, +1.8V_RUN_GFX, +1.5V_RUN, +1.1V_VTT, +1.05V_PCH ad PWRGD
- (15) IMVP_VR_ON
- (16) +VCC_CORE, IMVP_PWRGD
- (17) ICH_PWRGD
- (18) PM_DRAM_PWRGD
- (19) CLK_CPU_BCLK(PCH to CPU)
- (20) H_PWRGOOD
- (21) PLTRST#(PCI_PLTRST#)
- (22) PLTRST#(PCI_PLTRST#)



QUANTA
COMPUTER

Item	Power Block Diagram	Rev	1A
Size	Document Number		
	RM6		
Date:	Thursday, October 01, 2009	Sheet	57 of 62

	1	2	3	4	5	6	7	8
A								
B								
C								
D								
	1	2	3	4	5	6	7	8



QUANTA
COMPUTER

Title		SMBUS BLOCK	
Size	Document Number		Rev
	RM6		1A
Date:	Thursday, October 01, 2009	Sheet	58 of 62